Regviz

Espressif Systems /ESP32-C2 /RTC_CNTL /RESET_STATE

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RESET_STATE

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-C2/RTC_CNTL/RESET_STATE#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0RESET_CAUSE_PROCPU 0 (STAT_VECTOR_SEL_PROCPU)STAT_VECTOR_SEL_PROCPU 0 (OCD_HALT_ON_RESET_PROCPU)OCD_HALT_ON_RESET_PROCPU 0 (DRESET_MASK_PROCPU)DRESET_MASK_PROCPU

Description

register description

Fields

RESET_CAUSE_PROCPU

reset cause of PRO CPU
STAT_VECTOR_SEL_PROCPU

PRO CPU state vector sel
OCD_HALT_ON_RESET_PROCPU

PROCPU OcdHaltOnReset
DRESET_MASK_PROCPU

Need add desc

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data